package hardcaml_of_verilog
Convert Verilog to a Hardcaml design
Install
Dune Dependency
Authors
Maintainers
Sources
v0.17.0.tar.gz
sha256=8603da93ce48dc3e550043310ab3b5c0da3bc19f04391ade7bcc8c46dc3e612d
doc/src/hardcaml_of_verilog.port/hardcaml_port_verilog.ml.html
Source file hardcaml_port_verilog.ml
1
include Port_verilog
sectionYPositions = computeSectionYPositions($el), 10)"
x-init="setTimeout(() => sectionYPositions = computeSectionYPositions($el), 10)"
>