package hardcaml_of_verilog
Convert Verilog to a Hardcaml design
Install
Dune Dependency
Authors
Maintainers
Sources
hardcaml_of_verilog-v0.16.0.tar.gz
sha256=d0c73140e80b48f7e971d6fa94e7f8ed8aa64cd7685d0fb442eb590ba6a244b4
doc/src/hardcaml_of_verilog.port/hardcaml_port_verilog.ml.html
Source file hardcaml_port_verilog.ml
1
include Port_verilog
sectionYPositions = computeSectionYPositions($el), 10)"
x-init="setTimeout(() => sectionYPositions = computeSectionYPositions($el), 10)"
>